Reducing the thickness of thin-film electronic devices has been a primary goal in the field of flexible electronics because it would give these devices the attributes of flexibility and lightness[@b1]. Electronic devices that are only a few microns thick can conform to the human body or other irregular surfaces[@b2][@b3]. Recent research has enabled the fabrication ultra-thin electronic devices with overall thicknesses of less than 10 μm and weights of less than 5 gm^−2^, and these devices have been demonstrated in a variety of applications such as integrated circuits[@b2][@b4][@b5][@b6], light-emitting diodes[@b7], solar cells[@b8][@b9], and sensors[@b3][@b10].

Recent studies have decreased the total thickness of flexible electronics to less than 1 μm[@b2][@b4][@b8][@b9][@b10][@b11]. Since even thinner films would have not only flexibility but also adhesiveness[@b12], a continued reduction in the total thickness of flexible electronics is an important challenge toward the realization of wearable electronics. Although substrates are usually necessary during fabrication and for functionality, they limit the thickness of thin-film electronic devices. In attempts to reduce the total thickness, some researchers have devised free-standing electronic devices; the thin and free-standing dielectric layers in these devices are used as substrates and gate insulators at the same time[@b13][@b14][@b15][@b16][@b17][@b18][@b19][@b20][@b21][@b22][@b23][@b24][@b25][@b26][@b27][@b28]. While this would enable fabrication of extremely thin electronic devices, it is unknown to what extent substrate-free construction can reduce the overall device thickness or how stable these devices are under mechanical deformation.

In this study, we fabricated organic TFT devices and integrated circuits with total thicknesses as small as 350 nm by using free-standing construction and showed that these devices have a high degree of mechanical robustness. We also carried out precise evaluations of how the directionality of the mechanical strain affects the electrical performance of the devices and found an anisotropic dependency on the strain direction. Moreover, we analyzed the local strain applied to free-standing devices using a strain model for a four-layer device.

Results
=======

Fabrication of free-standing Organic Transistors
------------------------------------------------

We fabricated organic TFT devices with a bottom-gate and top-contact constructions on a 0.7-mm-thick glass plate with a Teflon™ release layer. After fabrication, the free-standing devices were peeled off from the supporting plate ([Fig. 1a](#f1){ref-type="fig"}). Here, Parylene-SR was used to make the gate dielectric layer and passivation layer. Gold was used as the gate and source-drain layers, and dinaphtho\[2,3-b:2′,3′-f\]thieno\[3,2-b\]thiophene (DNTT) was used as the organic semiconducting layer[@b29]. Because of the low surface energy of Teflon™, the gold contacts and parylene-SR layers could be readily peeled from the supporting glass plate without being damaged. We prepared several devices with different dielectric layer thicknesses ranging from 100 nm to 250 nm. In order to improve their mechanical durability, some of the devices were uniformly encapsulated with parylene-SR passivation layers whose thicknesses were the same as those of the gate dielectric layers[@b1][@b30]. The details of the fabrication can be found in the Methods section and [Supplementary Figure S1](#S1){ref-type="supplementary-material"}. The thinnest fabricated devices with passivation layers were only 350 nm thick and the dielectric and passivation layers were each 100 nm thick. The thickest fabricated devices were 650 nm, of which the dielectric and passivation layers were each 250 nm. When the devices were peeled from their supporting plates, the gate electrodes that had been directly evaporated onto the release layer were completely transferred to the gate dielectric layer ([Fig. 1b](#f1){ref-type="fig"}) because the adhesive forces between the gold and Teflon™ release layer were sufficiently smaller than those between the gold and gate dielectric layers. Note that the electrical characteristics, including the gate leakage current, were at nearly the same levels before and after the devices were peeled from the supporting plates ([Fig. S2](#S1){ref-type="supplementary-material"}). The resulting free-standing organic TFT devices were ultra-lightweight and ultra-thin, which would enable their unobtrusive conformation to the human body ([Fig. 1b](#f1){ref-type="fig"}).

Electrical Performance of Ultra-Thin Organic TFT Devices
--------------------------------------------------------

The thinnest organic TFT devices (total thicknesses of 350 nm) functioned properly after being removed from the supporting plates ([Fig. 1c](#f1){ref-type="fig"}). The estimated mobility in the saturation region (0.37 cm^2^ V^−1^ s^−1^), threshold voltage (−0.55 V), and on/off current ratio (exceeded 10^6^) obtained from transfer characteristics were comparable to those of organic TFT devices fabricated on rigid glass or flexible substrates[@b2][@b29][@b31]. The maximum gate leakage current was 200 pA, which indicates that the ultra-thin, free-standing gate dielectric layers provided excellent electrical insulation properties. The output characteristics ([Fig. 1d](#f1){ref-type="fig"}) showed a proportional increase in the source-drain current (*I*~DS~) within the linear region, which indicates relatively low contact resistance between source/drain electrodes and semiconducting layers. These results demonstrate the potential of free-standing construction for ultra-thin and lightweight electronics.

Effect of Strain Anisotropy on Organic TFT Device Performance
-------------------------------------------------------------

In order to evaluate how the passivation layer and strain direction affect the mechanical durability of free-standing TFT devices, the stability of the devices under mechanical deformation was evaluated by applying compressive strain. The devices were peeled from their supporting glass plates and laminated onto a pre-stretched elastomer (3 M, VHB Y-4905 J). When the pre-strained elastomer was relaxed, the adhesion between the elastomer and the organic TFT device's thin film layers caused the strain in the elastomer to transfer to these layers, forming a network of out-of- plane wrinkles in the device. We performed the strain experiment in two directions, orthogonal (*ε*~⊥~) and parallel (*ε*~‖~) to the source-drain current flow ([Fig. 2a](#f2){ref-type="fig"}), whereby the maximum compression was 50% and the device area was reduced by almost 50% of its initial value ([Fig. 2b](#f2){ref-type="fig"}). Almost of all of the devices with 250 nm dielectric layers remained functional even after 50% compression was applied; however, the device yield decreased when the dielectric layer thickness was less than 250 nm (see [Table S1](#S1){ref-type="supplementary-material"} and [Fig. S3](#S1){ref-type="supplementary-material"}). Accordingly, devices with total thicknesses of 650 nm were used to assess the mechanical stability of the organic TFT devices, whereby we monitored changes in electrical performance under compressive strain. [Figure 2c,d and e](#f2){ref-type="fig"} show typical transfer characteristics of organic TFT devices of different constructions and strain directions, without passivation and orthogonal strain *ε*~⊥~ ([Fig. 2c](#f2){ref-type="fig"}), with passivation and orthogonal strain *ε*~⊥~ ([Fig. 2d](#f2){ref-type="fig"}), and with passivation and parallel strain *ε*~‖~ ([Fig. 2e](#f2){ref-type="fig"}). Interestingly, there were clear differences in electrical performance between these three experimental conditions. When 50% orthogonal strain *ε*~⊥~ was applied to the devices without passivation layers, the on-current decreased slightly from its initial value ([Fig. 2c](#f2){ref-type="fig"}). On the other hand, the on-current for the devices with passivation layers did not change even when the same amount of strain was applied to the device ([Fig. 2d](#f2){ref-type="fig"}). When parallel strain *ε*~‖~ was applied, a significant decrease was observed even for the devices covered with a passivation layer ([Fig. 2e](#f2){ref-type="fig"}). The on-current level decreased by almost half when the 10% parallel strain *ε*~‖~ was applied and decreased by nearly one order of magnitude when the 50% parallel strain *ε*~‖~ was applied. These decreases were considered irreversible, as the on-current did not return to its initial value after the compressive strain was removed (see [Fig. S4](#S1){ref-type="supplementary-material"}). However, the leakage current did not change under these three conditions, which indicates that the dielectric layers did not deteriorate as a result of the compressive strain. [Figure 2f](#f2){ref-type="fig"} shows the change in mobility as a function of compression, whereby the mobility levels were normalized with respect to their initial values (under 0% strain). Note that none of the devices with passivation layers were affected by the orthogonal strain *ε*~⊥~; thereby, the change in average mobility from initial value (Δ*μ*/*μ*~0~) was less than 3% and the standard deviation of the mobility (σ) was quite small (0.03) even when 50% orthogonal strain *ε*~⊥~ was applied. When the devices without the passivation layer were compressed orthogonal to the direction of *I*~DS~, both Δ*μ*/*μ*~0~ and σ increased with compressive strain. When the devices were compressed parallel to the direction of *I*~DS~, even small amounts of strain dramatically affected Δ*μ*/*μ*~0~ and σ, including those of the devices that had a passivation layer. Some devices degraded under 10% parallel strain *ε*~‖~ ([Fig. 2f](#f2){ref-type="fig"}), whereas others remained stable ([Fig. S5](#S1){ref-type="supplementary-material"}), which led to a large variation σ (0.35). When the parallel strain *ε*~‖~ was increased to more than 10%, the percentage of degraded devices increased and led to larger Δ*μ*/*μ*~0~ and smaller σ values. Almost of all of the devices deteriorated in performance when 50% parallel strain *ε*~‖~ was applied to them; Δ*μ*/*μ*~0~ was 92%, and σ was 0.04. Unlike the changes in carrier mobility, we were unable to observe specific differences or changes in threshold voltage between the three experimental conditions (see [Fig. S6](#S1){ref-type="supplementary-material"}), which indicated that the compressive strain affected the carrier conduction paths but not the carrier accumulation in the semiconducting layer. Additionally, orthogonal compressive stress cycles were applied to the devices with passivation layers. Here, even after 100 full cycles, the TFT devices remained fully functional, and the changes in mobility and threshold voltage amounted to 6.1% and 3.1%, respectively ([Fig. S7](#S1){ref-type="supplementary-material"}). This level of stability is comparable to that of the organic TFT devices fabricated on one-micron-thick substrates[@b2]. [Table S2](#S1){ref-type="supplementary-material"} summarizes the comparison with literature data of free-standing TFTs. This clearly shows that our devices combine extreme bending stability, relative large field-effect mobility and low operating voltage.

Surface and Cross-Sectional Observations
----------------------------------------

Several previous reports on TFT devices fabricated on flexible substrates showed similar strain dependences of the carrier mobility on orthogonal strain *ε*~⊥~ and parallel strain *ε*~‖~[@b2][@b4], which stands in contrast with the anisotropic changes in mobility that we observed for our free-standing organic TFTs. We attempted to understand what caused such anisotropies by evaluating the surface topology and cross-sectional structures of the devices under compression and by precisely calculating the strain. [Figure 3a,b](#f3){ref-type="fig"} show the surface topologies and section profiles of the devices near the channel region when 20% orthogonal strain *ε*~⊥~ and 20% parallel strain *ε*~‖~ were applied. In particular, when 20% orthogonal strain *ε*~⊥~ was applied, kinks and wrinkles appeared almost randomly across the surface, and they were in the direction parallel to the source-drain current path for spacings of tens of microns ([Fig. 3a](#f3){ref-type="fig"}). On the other hand, localized wrinkles were created when 20% parallel strain *ε*~‖~ was applied. A laser microscopic image ([Fig. 3b](#f3){ref-type="fig"}) clearly shows that virtually no wrinkles appeared on the source-drain electrodes under a relatively small parallel strain *ε*~‖~. Wrinkles orthogonal to the direction of the source-drain current flow appeared at both ends of the source-drain electrodes, resulting in a channel region that was tightly folded, and the spacing between the source and drain decreased from 50 μm to 13 μm. When the devices were compressed tightly, deeper wrinkles randomly formed on the surfaces of the devices ([Figs S8](#S1){ref-type="supplementary-material"} and [S9](#S1){ref-type="supplementary-material"}). Cross-sectional images obtained from a scanning electron microscope (SEM) clearly show that even at relatively low levels of compressive strain, the devices were tightly bent, with a very small bending radii of less than 2 μm, and further compression led to nearly folded structures ([Fig. 3c](#f3){ref-type="fig"}).

Strain Model for Four-Layer Devices
-----------------------------------

We estimated the bending strain of the organic TFT devices with the 250-nm-thick dielectric layer. [Table 1](#t1){ref-type="table"} summarizes the thickness and Young's modulus of each layer, i.e., Parylene-SR, DNTT and Au, of the devices. We considered the strain of four-layer films, wherein the source/drain electrodes were omitted from the model because the strain applied to the channel layer can significantly affect transistor performance. [Figure 4a](#f4){ref-type="fig"} illustrates the strain model bent into a cylindrical shape of radius *R*, defined at the bottom surface of the device. *h*~*i*~ and *Y*~*i*~ (*i* = 1, 2, 3, 4) are the thicknesses and Young's moduli for the gate electrode (Au), dielectric layer (Parylene-SR), organic semiconductor layer (DNTT), and passivation layer (Parylene-SR). Assuming that the total thickness of the device, *h* = *h*~1~ + *h*~2~ + *h*~3~ + *h*~4~, is much smaller than the bending radius *R*, the bending strain at an arbitrary position *r* from the bottom surface of the device yields

where *r*~n~ denotes the position of the neutral surface[@b32]. In pure bending, the circumferential stress through the thickness of the device is in mechanical equilibrium, such that . By substituting Hooke's law *σ* = *Y*~*i*~*ε* into the equilibrium equation and solving it for the neutral position *r*~n~, we obtain:

where *η*~1~ = *h*~2~/*h*~1~, *η*~2~ = *h*~3~/*h*~1~, *η*~3~ = *h*~4~/*h*~1~, *χ*~1~ = *Y*~2~/*Y*~1~, *χ*~2~ = *Y*~3~/*Y*~1~, *χ*~3~ = *Y*~4~/*Y*~1~ and we have assumed that the Poisson's ratios of the layers are identical. The strain at the interface between the dielectric layer (*i* = 2) and the semiconductor layer (*i* = 3), *r* = *h*~1~ + *h*~2~, has a dominant effect on transistor performance:

By setting *h*~4~ = Y~4~ = 0 in [Eq. (2)](#eq4){ref-type="disp-formula"}, the strain for the devices without passivation can be calculated using [Eq. (3)](#eq4){ref-type="disp-formula"}. We estimated that the neutral surfaces of the devices with or without passivation layers are at 130 nm and 62 nm, respectively. If the total thickness of layers stacked on a substrate is much thinner than the substrate thickness, the thickness *h*~2~ + *h*~3~ + *h*~4~ will be negligible and [Eq. (2)](#eq4){ref-type="disp-formula"} reduces to a simple expression[@b33], which is widely used to estimate the bending strain for such a device [@b1][@b2][@b34][@b35][@b36][@b37]. Nevertheless, our free-standing organic TFT devices cannot ignore the thickness *h*~2~ + *h*~3~ + *h*~4~ because it is comparable to the substrate thickness *h*~1~; *η*~*i*~ (*i* = 1, 2, 3) cannot be approximately set to zero. Therefore, we used [Eqs (1](#eq1){ref-type="disp-formula"}) \[and ([3](#eq4){ref-type="disp-formula"})\] with (2) instead of the approximate formula[@b33] to estimate the bending strain.

[Figure 4b](#f4){ref-type="fig"} shows the strain at *r* = *h*~1~ + *h*~2~ calculated using [Eq. (3)](#eq4){ref-type="disp-formula"} as a function of bending radius. Though the strain of a four-layer device (with passivation) is smaller than that of a three-layer device (without passivation), the strain could not be eliminated by the passivation layer, as described in previous reports[@b1][@b9]. The calculated value of *r*~n~ indicates that the neutral position is not located at the interface between the gate dielectric layer and semiconducting layer (*r* = 300 nm), but is within the dielectric layer. This is attributed to the moderately large Young's modulus of the Au gate layer, which is about five times and 20 times larger than that of the DNTT and parylene-SR layers, respectively, and would prevent the passivation layer from cancelling out the strain. The previous research used such "hard" materials for the gate electrodes, but in those cases, the electrodes were sufficiently thinner than the substrate. The free-standing construction and moderately large Young's modulus of the bottom layer causes a bias in the neutral strain position. The hardness of the electrodes also causes localized wrinkles when the devices are compressed parallel to the current flow of *I*~DS~ ([Fig. 3b](#f3){ref-type="fig"}). The strain can be easily localized in wrinkles at the edge of the gate electrode and the channel region, which is tightly compressed by relatively small levels of strain. The previous studies reported that organic TFT devices with semiconducting layers made using evaporated small-molecule materials were irreversibly degraded when strain levels of more than 2% were applied to them[@b34][@b38]. According to [Eq. (3)](#eq4){ref-type="disp-formula"} and [Fig. 4b](#f4){ref-type="fig"}, the estimated bending radius corresponding to 2% strain was 12 μm for a three-layer device (without passivation) and 8 μm for a four-layer device (with passivation). A cross-sectional SEM image ([Fig. 3c](#f3){ref-type="fig"}) clearly shows that even small levels of compression formed locally strained areas with bending radii of less than 10 μm and caused irreversible electrical degradation in these areas. When orthogonal strain was applied to the devices, the degraded lengths were considerably smaller than the channel width (1000 μm in this study), such that the change in mobility under compressive strain was also small and could be suppressed by the passivation layer. On the other hand, when parallel strain was applied to the devices, irreversible levels of strain were applied to almost all of the channel region area, which caused a large drop in mobility. The large variations seen with 10% parallel strain *ε*~‖~ imply that some of the devices were not bent to the irreversible bending radii.

Mechanical Robustness of the Integrated Circuits
------------------------------------------------

In order to demonstrate the feasibility of the free-standing organic electronic devices, we fabricated three-stage ring oscillators and monitored their electrical performance under compression. The ring oscillators used pseudo-CMOS logic[@b39] with a single buffer inverter, resulting in a total of 16 TFT devices ([Fig. 5a](#f5){ref-type="fig"}). To avoid irreversible degradation of the circuits, orthogonal strain *ε*~⊥~ was applied to all TFT devices in the oscillator ([Fig. 5b](#f5){ref-type="fig"}). [Figure 5c](#f5){ref-type="fig"} shows the output signals for an oscillator operated with a supply voltage (*V*~DD~) of 15 V and tuning voltage (*V*~SS~) of −15 V as measured in the flat state and under 50% compression. The amplitude and frequency of the output signals did not change even when the circuits were tightly compressed, likewise for the TFT devices ([Fig. 2d](#f2){ref-type="fig"}) and inverter circuits ([Fig. S10](#S1){ref-type="supplementary-material"}). The calculated signal delays per stage were 6.9 ms for devices under no strain and 7.1 ms under 50% compressive strain. The ring oscillators functioned properly at voltages as low as 4 V ([Fig. S11](#S1){ref-type="supplementary-material"}). [Figure 5b](#f5){ref-type="fig"} shows the signal delay per stage for the ring oscillator as a function of operation voltage. The oscillators' operating speed was not affected by the tight compressive strain applied at any operation voltage. These results clearly demonstrate that the free-standing organic integrated circuits exhibited excellent mechanical robustness.

Conclusion
==========

The fabrication technology described here removes the substrate layer from organic electronic devices to make them ultra-thin and ultra-flexible with total thicknesses of less than one micron. The anisotropic dependency of the devices on the strain directions indicates that these devices require a rigorous strain model that takes in to account the thickness and Young's modulus of each layer in order to calculate the mechanical strain applied to them. The rigid gold layer may be an important factor affecting the mechanical stability of the devices. Replacement of rigid metal materials with soft materials having smaller Young's moduli, such as conducting polymers, would improve the mechanical flexibility of these ultra-thin organic electronic devices. Furthermore, such ultra-thin electronics can be stacked on top of one another, which could change the device integration strategy from that of the conventional lateral layout.

Methods
=======

Device Fabrication and Characterization
---------------------------------------

A schematic illustration of a free-standing organic TFT is shown in [Fig. 1a](#f1){ref-type="fig"}, and processing details are shown in [Fig. S1](#S1){ref-type="supplementary-material"}. Glass plates (thickness 0.7 mm) were used as supporting carriers, whereby a solution of fluoropolymer (DuPont^TM^, Teflon^®^ AF 1600) in Fluorinert (3M^TM^ FC-43) was spin-coated onto them to form a release layer with a thickness of 80 nm. Next, gold (Au) was thermally evaporated through a shadow mask onto the release layer to form a 50-nm-thick gate electrode. Parylene-SR (KISCO, diX-SR) films were deposited to form a dielectric layer. The thicknesses of the parylene-SR layers ranged from 100 nm to 250 nm. After forming the dielectric layer, the films were heated at 120 °C for 1 hour in ambient air and then slowly cooled to room temperature. DNTT was deposited in a vacuum through a shadow mask to form a 50-nm-thick patterned semiconductor layer on the gate dielectric; the substrate was kept at room temperature during the deposition. Au was evaporated through a shadow mask to form 50-nm-thick source and drain electrodes. The nominal length and width of the channel were 50 and 1000 μm, respectively, for all the organic TFT devices. Finally, some of the devices were uniformly encapsulated with a parylene-SR passivation layer whose thickness was the same as that of the dielectric layer (ranging from 100 nm to 250 nm).

The electrical characteristics of the fabricated capacitors and TFT devices were measured by using a semiconductor parameter analyzer (Keithley, model 4200-SCS). All electrical measurements on the organic TFT devices were carried out in ambient air. The surfaces of the fabricated devices were observed using a laser microscope (Olympus, model OLS-4000) and scanning electron microscope (JEOL, 7600-FE).
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![Free-standing organic thin-film transistors.\
(**a**) Schematic illustration of free-standing organic TFT devices. (**b**) Photograph showing the procedure for peeling the devices from the supporting glass carrier (left) and a device conforming to a human finger (right). Scale bars, 1 cm. (**c**) Transfer characteristics of organic TFT device with 100-nm-thick gate dielectric layer (total device thickness of 350 nm). The plot is of the drain-source current (*I*~DS~, solid black line) and gate leakage current (*I*~GS~, dashed red line) as a function of gate-source voltage (*V*~GS~) at a drain-source voltage (*V*~DS~) of −10 V. The saturation mobility is 0.37 cm^2^ V^−1^ s^−1^, and the on/off ratio exceeds six orders of magnitude. (**d**) Corresponding output characteristics. The plot is of *I*~DS~ as a function of *V*~DS~ for *V*~GS~ from 0 V to −10 V in 2 V steps.](srep27450-f1){#f1}

![Mechanical robustness of organic TFT devices.\
(**a**) Illustration of compressive strain induced in the free-standing organic TFT devices. Strain was induced in two directions: (left) orthogonal to the flow of *I*~DS~ (*ε*~⊥~) and (right) parallel to the flow of *I*~DS~ (*ε*~‖~). (**b**) Photos of transistor without compression (left) and under 50% orthogonal compression *ε*~⊥~. Scale bars, 1 mm. (**c--e**) Transfer characteristics (solid lines) and gate leakage current (dashed lines) of TFT devices operated under no strain (black), 10% strain (blue), and 50% strain (red). The device construction and strain directions are as follows: (**c**) without passivation, *ε*~⊥~ (**d**) with passivation *ε*~⊥~ and (**e**) with passivation, *ε*~‖~. (**f**) Change in mobility as a function of compressive strain. The device construction and strain directions are as follows: without passivation and orthogonal compression *ε*~⊥~ (open black circles), with passivation and orthogonal compression *ε*~⊥~ (solid red circles), and with passivation and parallel compression *ε*~‖~ (solid blue triangles). The error bars in the plots indicate the standard deviation.](srep27450-f2){#f2}

![Strain induced surfaces and cross-sections.\
(**a--d**) Top-view photos (left), height profile (middle), and sectional profile of TFT device near the channel layer under 20% orthogonal compression *ε*~⊥~ (**a**) and 20% parallel compression *ε*~‖~. Scale bars, 200 μm. The surface observations clearly revealed that *ε*~⊥~ induced wrinkles located randomly on the surface, whereas *ε*~‖~ induced wrinkles localized in the channel region (shown as the blue shaded area in the section profiles). (**c**) Cross-sectional SEM image of a device undergoing 20% *ε*~⊥~ (left) and 50% *ε*~⊥~(right). Scale bars, 10 μm.](srep27450-f3){#f3}

![Strain model for a four-layer stacked device.\
(**a**) Illustration of free-standing organic TFT device under pure bending. The represented layers are a gold gate layer (layer 1: bottom layer), parylene dielectric layer (layer 2: the second from the bottom), DNTT semiconducting layer (layer 3: the third from the bottom), and parylene passivation layer (layer 4: top layer). (**b**) Estimated strain as a function of bending radius using [Eq. (1)](#eq1){ref-type="disp-formula"}. The blue line represents the strain for the device without passivation (three-layer), and the red line represents the strain for the device with passivation. The resulting equations can be written as follows: *ε* (*h*~1~ + *h*~2~) = (2.38×10^−7^)/(*R* + 6.18×10^−8^) (without passivation) and *ε* (*h*~1~ + *h*~2~) = (1.70×10^−7^)/(*R* + 1.30×10^−7^) (with passivation).](srep27450-f4){#f4}

![Dynamic response of free-standing organic integrated circuits.\
(**a**) Photograph (left) and circuit diagram (right) of fabricated three-stage pseudo-CMOS ring oscillator. Scale bar, 2 mm. (**b**) Photos of a three-stage pseudo-CMOS ring oscillator without compression (left) and under 50% compression (right). Scale bars, 10 mm. (**c**) Output signals of the ring oscillator operated with a supply voltage (*V*~DD~) of 15 V and tuning voltage (*V*~SS~) of −15 V under no compression (black) and under 50% orthogonal compression *ε*~⊥~ (red). (**d**) Signal delay per stage obtained from the output signals of the ring oscillator as a function of *V*~DD~. The black solid circles represent the data under no compression, and the red triangles represent the data under 50% orthogonal compression *ε*~⊥~. The operating speeds remained stable and low-voltage operation at 4 V was possible even when a large compressive strain was put on the ring oscillator circuit.](srep27450-f5){#f5}

###### Summary of thicknesses and Young's moduli for each layer.

  Layer *i*     Material     Thickness (nm) *h*~*i*~   Young's modulus (GPa) *Y*~*i*~
  ----------- ------------- ------------------------- --------------------------------
  4            Parylene-SR             250                           4
  3               DNTT                 50                           2.3
  2            Parylene-SR             250                           4
  1                Au                  50                            79
